OPDEV VSPERF and Open vSwitch for OPNFV

Mark Gray, Thomas Herbert and Maryam Tahhan.

COLLABORATIVE PROJECTS





OPNFV is a carrier-grade, integrated, open source platform to accelerate the introduction of new NFV products and services.

OPNFV









Open Source Community Working with Upstream Communities



OPNFV Releases

NOW AVAILABLE

Learn More: opnfv.org/arno

Brahmaputra Release

Coming Soon







OVS and Independent Data Plane

- OVS Architecture Supports Independent Data Planes
 - DPDK
 - Linux Kernel Data Plane
- OVS with Accelerated Data Plane
 - OVS with DPDK
 - Currently the Most Widely Adopted
 - The Most Promise for the Near Future





DPDK – Open vSwitch

- DPDK Data Plane Development Kit
 - About 4 Years Old
 - First Integrated with OVS from 2013
 - Fast Packet Forwarding
 - Poll Mode Drivers
 - Uses Commodity Hardware
 - Multiple Threads and Cores
- Up to 12X Speed Improvement for small packets
- Over 15mpps Forwarding
 - Small Packets

- Disadvantages WRT Linux Kernel
- Linux Data Plane Has
 - Complete TCP/IP Stack
 - 20 years of development
 - Rich Debugging Options
 - Promiscuous IFs
 - Access to Wide Variety of Network IF's and VF's
 - Tunnels and Endpoints



OVSNFV – Phase 1 (Build, Integrate, Deploy, Test)



OVSNFV Project

- Collaborative Development
 - Incubation Stage
- Overall goal:
 - provide Open vSwitch with user space accelerated data plane for deployment within the OPNFV ecosystem.
- Take OVS and DPDK from the upstream projects
- Deploy OVS/DPDK as Package for use by
 - VSPERF
 - SFC
 - General Use as Deployed OVS in OPNFV
- Test and Verify Assumption of DPDK Use Case in OPNFV
- Provide Alternative OVS-Linux Kernel for Comparison



OVSNFV Project

- Project Wiki Page
 - https://wiki.opnfv.org/ovsnfv
- Project Lead
 - Mark Gray (Intel)
- Committers
 - Mark Gray (Intel)
 - Joseph Gasparakis (Intel)
 - Billy O Mahony (Intel)
 - Hongbo Tianhongbo (Huawei)
 - Thomas F Herbert (Red Hat)



OVSNFV Project

- Fed by Two Upstream Projects
 - Open vSwitch
 - DPDK
- We are NOT Forking Either DPDK or OVS
- Strive For Upstream Enablement for Easier OPNFV Integration
 - Upstream: Maintain "Similar" Semantics for Both
- Although We May Use Patches before They Are Merged Upstream
 - To Support Specific Required Use Cases



OVSNFV Project – Upstream Issues

- DPDK Device Management
 - Driverctl Utility Preferably with Systemd patch
 - http://dpdk.org/ml/archives/dev/2015-November/028121.html
- NSH patch from Intel (Danny Zhou)
- "Alternate" RPM Install
 - Separate Glance Images for Ironic Compute Node Install
- ML2 Mechanism Driver Update for DPDK/OVS
- OpenStack ODL change to add Vhost-User Port Names
 - https://review.openstack.org/#/c/215612/



OVSNFV – Looking Forward

- Discover Requirements and Needed Features
- Deployment of OVS/DPDK in OPNFV
- Get Feedback from OPNFV Ecosystem
 - Gather Missing Required Features
- Push Issues Upstream to Improve
 - DPDK
 - OVS
- Merged into DPDK and OVS

OPNFV

OVSNFV – Looking Forward

- Discover Requirements and Needed Features
- Deployment of OVS/DPDK in OPNFV
- Get Feedback from OPNFV Ecosystem
 - Gather Missing Required Features
- Push Issues Upstream to Improve
 - DPDK
 - OVS
- Merged into DPDK and OVS







VSPERF Deliverables

IETF Draft

[Docs] [txt pdf xml] [Tracker] [Email] [Diff1] [Diff2] [Nits]

Versions: 00 01

Network Working Group	M. Tahhan
Internet-Draft	B. O'Mahony
Intended status: Informational	Intel
xpires: April 16, 2016 A.	
	AT&T Labs
	October 14, 2015

Benchmarking Virtual Switches in OPNFV draft-vsperf-bmwg-vswitch-opnfv-01

Abstract

This memo describes the progress of the Open Platform for NFV (OPNFV) project on virtual switch performance "VSMITCHPERF". This project intends to build on the current and completed work of the Benchmarking Methodology Working Group in IETF, by referencing existing literature. The Benchmarking Methodology Working Group has traditionally conducted laboratory characterization of dedicated physical implementations of internetworking functions. Therefore, this memo begins to describe the additional considerations when virtual switches are implemented in general-purpose hardware. The expanded tests and benchmarks are also influenced by the OPNEV mission to support virtualization of the "telco" infrastructure.

Consumable by:

Test Specification

1. CHARACTERIZE VSWITCH Table Of Contents PERFORMANCE FOR TELCO NFV I. CHARACTERIZE VSWITCH PERFORMANCE FOR TELCO NTV USE CASES LEVEL TEST DESIGN USE CASES LEVEL TEST DESIGN 1. Introduction 2.1.1.1. Document identifier 2.2.1.1. Segre 2.5.1.3. References Table of Contents CHARACTERIZE VSWITCH PERFORMANCE FOR TELCO NFV USE CASES LEVEL TEST DESIGN 5. 5. Details of the Level Test Design 9.1.5.1. Features to be rested 4.6.4 Automatic 1. Introduction + 1.1. Document identifier + 2.2 Appreach + 1. 2.2 1 Test Camporias 1.2. Scope 1.3. References +2.2.2.2 Deployment 2. Details of the Level Test Design + 2.1. Features to be tested 2.2. Approach 2.2.1 Test Categories 2.2.2 Deployment Scenarios Physical port → vSwitch → physical port Physical port → vSwitch → VNF → vSwitch → physical port Physical port → vSwitch → VNF → vSwitch → VNF → vSwitch → physical port Privilal port — v&vitch — UNT - VNF — v&vitch — physical port - VNF — v&vitch — vitral svitch — vitral svitch - HOST (Physical port — vitral svitch — VNF — vitral svit Client VNT -- vSmith + 0.7. MOST //Physical pert -- virtual routed --VNT -- virtual routed --NNT -- virtual routed --NNT -- virtual routed --NNT -- VIT --virtual routed ---VNT --- 4.8. virtual routed ---Dominister Alexis a project part — virtual switch — VNF — virtual switch — Physical part) — HOST 2[Physical part — virtual switch — VNF — virtual switch — Physical part) • 2.2.3 General Methodology · 22.3.1 Default Test Parameters 2232 Flow Classification 2233 Test Priority Physical part) • 4.9. 5.5.5 General . 2234 SUT Setup + 5 1 5 5 5 1 Default Test 2 2 3 4 1 Port Configuration 2 2 3 4 2 Frame Formats • +32 22227/ov Frame formats Layer 2 (data link layer) protocols Classification 4.9.9.9.9.9.9 Test Priority Layer 3 (network layer) protocols + \$4 \$25+3UT Snup + \$41 \$25+1 Part Layer 4 (transport layer) protocols Layer 5 (application layer) protocols

OPNFV

Consumable by:

Open vSwitch

Modular Test Framework

DUT

Traffic Gen

VSPERF

VNF(s)

vSwitch

VSPERF 3x4 Matrix LTD Coverage			REUSE	
	SPEED	ACCURACY	RELIABILITY	SCALE
Activation	 RFC2889. AddressLearningRate RFC2889. AddressCachingCapacity InitialPacketProcessingLatency LatencyAndLatencyVariation 	CPDP.Coupling.Flow.A ddition	 RFC2544.SystemRecoveryTime RFC2544.ResetTime 	 RFC2889.AddressCachingCa pacity
Operation	 RFC2544.PacketLossRatio RFC2544.PacketLossRateFrmMod RFC2544.BackToBackFrames RFC2889.MaxForwardingRate RFC2889.ForwardPressure RFC2889.BroadcastFrameForwardin g RFC2889 Broadcast Frame Latency test CPU.RFC2544.0PacketLoss RFC2544.WorstN-BestN InterPacketDelayVariation.RFC5481 	 RFC2889.ErrorFramesF iltering RFC2544.Profile 	 RFC2889.Soak RFC2889.SoakFrameModificati on PacketDelayVariation.RFC3393. Soak 	 Scalability.RFC2544.0Packet Loss MemoryBandwidth.RFC254 4.0PacketLoss.Scalability
De-Activation				
RFC2544 RFC2889	Benchmarking Methodology for Netw Benchmarking Methodology for LAN s	ork Interconnect Devices witching Devices		

Future Work

- Integrating multiple traffic gens: IXIA, Spirent, Moongen and Xena.
- Methodology extensions: iterations for the short trial tests.
- Prove out and refine methodology and tests through the framework.
- Add more tests to the LTD and the framework.
- Continuous Integration support.



OVS call to action



So join us in OPNFV to help establish an Open Source, carrier grade, integrated platform that includes a carrier grade OVS.

Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: www.intel.com/design/literature.htm

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families: Go to: Learn About Intel® Processor Numbers

Intel, the Intel logo, Itanium, Intel Atom, Intel Xeon Phi, Intel AppUp, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2014 Intel Corporation. All rights reserved

